1. Introduction {#sec1}
===============

More than 1.3 billion people in the world are not connected to a national grid. Although extension of the conventional electricity grid remains preferable mode of electrification, it is not economical for areas where the grid extension is difficult. Currently the stand-alone power system (SAPS) supplies local villages or individual users with lack access to electricity. Typical SAPS may be powered by one or more methods such as microhydroturbine, wind turbine, solar panel geothermal source, and diesel or biofuel generator to generate the electricity \[[@B1]\].

A major requirement for stand-alone power system is to ensure continuous power flow by storing excess energy from the energy sources. For example, hybrid systems with battery storage are employed as an efficient and reliable stand-alone system for remote areas \[[@B2]\]. Battery based systems (BBS) are amongst the SAPS models which a battery may employ in series or parallel with renewable energy source. In battery based systems, the input power of the system converts to desirable voltage and frequency through power electronic converters in order to supply the system loads and charge the battery \[[@B3], [@B4]\].

In recent years, the matrix converter becomes popular in the category of AC to AC converters due to the desirable features such as sinusoidal input and output current, generation of load voltage with arbitrary amplitude and frequency, and ability to control input power factor for any load \[[@B5]\]. In the early 1980s Venturini and Alesina proposed the principle of MC control \[[@B6]\]. They derived duty ratio functions that can be modulated by carrier signal. In this method, the voltage transfer ratio was limited to 0.5. Alesina and Venturini (1981) theoretically proved that the maximum voltage ratio, *q* ~max⁡~, is equal to 0.866 for the three-phase MC when using balanced input voltage \[[@B7]\]. In 1989, Alesina and Venturini extended the voltage ratio from 0.5 to 0.866 by taking advantage of third harmonic injection methods \[[@B8]\].

The "indirect transfer function" was derived by Rodriguez in 1983 \[[@B9]\]. In this method, the matrix converter was described as virtual configuration of pulse with modulation (PWM) rectifier and inverter with "fictitious dc link." The operational and technological research on MC were continued in different areas such as new topology of MC \[[@B10]--[@B13]\], input filter design \[[@B14], [@B15]\], unbalance operational conditions \[[@B16]--[@B18]\], safe and practical commutation strategies \[[@B10], [@B19]\], new control methods \[[@B20], [@B21]\], new modulation methods \[[@B22], [@B23]\], and new application such as hybrid vehicles \[[@B24]\].

Yoon and Sul (2006) \[[@B23]\] proposed new carrier based modulation methods for conventional matrix converter. This method is the same as conventional space vector pulse modulation (SVPWM) which is used in voltage source inverter. Yoon and Sul synthesized the sinusoidal input current with unity power factor by changing the slope of carrier and the proper offset voltage. The reference output voltages are calculated and compared with a discontinuous carrier to generate the gating signals. However, it is difficult to intuitively understand the modulation principle since it employs the offset for references and discontinues carrier signal. Furthermore, this method cannot be used for the MC typologies with a neutral connection.

The preliminary concepts of a new carrier based PWM strategy, named direct duty ratio PWM (DDPWM), are presented by Li et al. (2008). This method can be implemented without complex calculations and lookup tables and does not require the reference offset voltage. Based on the average value of each output phase in one switching period, the duty ratio values may be updated at each switching cycle by employing input phase voltages. Thus, the PWM signals are generated by comparison of these duty ratio values with a continuous triangular carrier waveform. The *q* ~max⁡~ of 0.866 also can be easily obtained in the three-phase system by applying the third harmonic injection method to the output voltage references. Furthermore, the input power factor can be controlled by changing the slope of the carrier while maintaining the sinusoidal input currents \[[@B22]\]. Li and Choi (2009) extended the DDPWM to various topologies of matrix converter and derived the control schemes for alternative structures such as single-phase and three-phase four-leg matrix converters \[[@B25]\].

Multidirectional converter has recently been proposed as an alternative power conversion concept which has both rectifier and inverter capability \[[@B26], [@B27]\]. Most desired features of multidirectional converter can be fulfilled by using Matrix Converter structures. In the MDMC, a bidirectional switch is used, coupled between the power source and load, to provide both AC and DC properties, which cannot be achieved with conventional converters. This converter has ability to control the power flow and synthesise the desired output voltage by developing the space vector pulse width modulation (SVPWM) methods. In the SVPWM method, the modulation task of the multidirectional matrix converter can be resolved into the different imaginary stages of transformation including inverter and rectifier stage which are linked together by an imaginary DC link. However, the MDMC is not being able to inject power from generator and battery at the same time, since several vectors are utilized in one switching period \[[@B28]\]. Previous studies \[[@B29]--[@B31]\] show that, in conventional battery based system, generator should be disconnected from system when it is not being able to supply the demand power.

Based on the literature highlighted above, this study aims to inject power from battery and generator at the same time by changing the MDMC structure and increasing the number of time intervals of direct duty pulse width modulation method. In this study, the proposed modulation method determines the switching state of each output phase by employing the input DC phase voltages and input AC phase voltages based on per-output-phase average concept over one switching period. At the first step of each switching period, in order to generate the corresponding PWM signals, the duty ratio values for each output phase were calculated and the results compared the continuous triangular waveform. This new topology and new modulation method can increase the discharging time of battery in the battery based systems when the discharging time is directly proportional to the generator output voltage. Therefore, the multidirectional matrix converter with a new modulation method is expected to breakthrough towards new technological advancements in the area of sustainable energy and power electronics.

2. Proposed MDMC Structure for Battery Based System {#sec2}
===================================================

Batteries are not efficient as a whole. Some energy is lost as heat and chemical reactions when charging and discharging. In common, the lead acid battery\'s efficiency is around 85% when state of charge (SOC) is varied from 0 to 100% \[[@B32]\]. In battery based stand-alone power system (BBSAPS), when the battery is connected in series, total electricity generation from system will be stored in battery before transmitting to the loads, while in system with parallel battery connection only the excess electricity will be saved in battery. Hence, a system with parallel battery connection is more efficient compared to a system with series battery connection. In addition, the parallel battery based system can be modified by combining all converters as a single converter which is indicated as multidirectional matrix converter. [Figure 1](#fig1){ref-type="fig"} shows the comparison of block diagram of BBSs with matrix converter and the proposed MDMC system.

The multidirectional matrix converter is a single-stage converter which has a *m* × *n* matrix (or array) of bidirectional power switches to connect an *m*-phase voltage source to an *n*-phase load directly. In general, the proposed MDMC needs 15 bidirectional switches that is one switch between each input and output phases. [Figure 2](#fig2){ref-type="fig"} shows the circuit configuration of proposed MDMC including the positive DC input voltage (battery), negative DC input voltage (battery), three-phase input voltages (AC generator), multidirectional matrix converter and resistor-inductor (*R*-*L*) load, and second-order *L*-*C* filter which is used at the input terminals to filter out the high frequency harmonics of the input currents. In this study the *R* ~*L*-dc~ and *L* ~*L*-dc~ and the *R* ~*L*-ac~ and *L* ~*L*-ac~ are considered as DC and AC load, respectively.

In the MDMC, the switching method should have sinusoidal waveforms at the arbitrary magnitude, frequency in AC side, and clean DC voltage at the DC side. The input currents also should be sinusoidal at the desired power factor. In order to achieve this target, a proper switching pattern should be applied to the switches of the MDMC in each switching period. The general switching function for the switches of the MDMC can be described as follows: $$\begin{matrix}
{\quad\quad S_{ij}\left( t \right) = \begin{cases}
{1,} & {S_{ij}{\,\,}\text{closed},} \\
{0,} & {S_{ij}{\,\,}\text{open},} \\
\end{cases}} \\
{\,\, i = a,b,c,P,N\quad j = R,S,T,} \\
\end{matrix}$$ where the *S* ~*ij*~ refers to the switch on input line "*i*" and output line "*j*."

Moreover, input phases should not be short circuited and output phases should never be opened due to the inductive nature of typical loads. In this study, these two constraints can be expressed as below: $$\begin{matrix}
{S_{aj} + S_{bj} + S_{cj} + S_{Pj} + S_{Nj} = 1,\quad j = \left\{ {R,S,T} \right\}.} \\
\end{matrix}$$ By considering two states for each switch in ([1](#EEq1){ref-type="disp-formula"}) and by applying the limitation of ([2](#EEq2){ref-type="disp-formula"}) to the switching algorithms of the proposed MDMC, allowable combinations will be derived based on the DDPWM technique. Voltages and currents of sources and voltages and currents of load in [Figure 2](#fig2){ref-type="fig"} can be expressed as vectors that are defined by ([3](#EEq3){ref-type="disp-formula"}) where the *X* can be input and output phase-to-neutral voltage vectors or the MDMC input and output current vectors: $$\begin{matrix}
{{\overset{-}{X}}_{RST} = \begin{bmatrix}
{X_{R}\left( t \right)} \\
{X_{S}\left( t \right)} \\
{X_{T}\left( t \right)} \\
\end{bmatrix},\quad\quad{\overset{-}{X}}_{abcPN} = \begin{bmatrix}
{X_{a}\left( t \right)} \\
{X_{b}\left( t \right)} \\
{X_{c}\left( t \right)} \\
{X_{P}\left( t \right)} \\
{X_{N}\left( t \right)} \\
\end{bmatrix}.} \\
\end{matrix}$$ The MDMC instantaneous switching function matrix can be expressed as follows: $$\begin{matrix}
{S = \begin{bmatrix}
s_{aR} & s_{bR} & s_{cR} & s_{PR} & s_{NR} \\
s_{aS} & s_{bS} & s_{cS} & s_{PS} & s_{NS} \\
s_{aT} & s_{bT} & s_{cT} & s_{PT} & s_{NT} \\
\end{bmatrix}.} \\
\end{matrix}$$ Equation ([5](#EEq5){ref-type="disp-formula"}) shows the relation between load, input voltages, and currents, where *S* ^*T*^ is the transpose matrix of *S* matrix: $$\begin{matrix}
{{\overset{-}{V}}_{RST} = S \cdot {\overset{-}{v}}_{abcPN},\quad\quad{\,\,}{\overset{-}{i}}_{abcPN} = S^{T} \cdot {\overset{-}{i}}_{RST}.} \\
\end{matrix}$$ Modulation rules can be derived by applying the different switching pattern to the power switches (see [Figure 3](#fig3){ref-type="fig"}).

As indicated in [Figure 3](#fig3){ref-type="fig"}, the output phase "*R*" is connected to the input phase "*a*" during *t* ~*aR*~ and when *T* ~*s*~ is the sequence period of switching for MDMC system. It is also connected to phase "*b*," "*c*," "*P*," and "*N*" during time periods *t* ~*bR*~, *t* ~*cR*~, *t* ~*PR*~, *t* ~*NR*~, respectively. Arbitrary amplitude and frequency can be generated by modulating the duty cycle of the switches using their respective switching functions.

If *d* ~*ij*~(*t*) = *t* ~*ij*~/*T* ~seq~, the restrictions of the duty cycle (based on ([2](#EEq2){ref-type="disp-formula"})) can be represented as below: $$\begin{matrix}
{\begin{matrix}
{0 \leq d_{ij} \leq 1,} \\
\end{matrix}\quad\quad\begin{matrix}
{d_{aj} + d_{bj} + d_{cj} + d_{Pj} + d_{Nj} = 1,} \\
\end{matrix}} \\
\begin{matrix}
{\quad\quad\quad\quad\,\,\,\,\,\,\,\,\quad\, i \in \left( {a,b,c,P,N} \right),\quad j \in \left( {R,S,T} \right).} \\
\end{matrix} \\
\end{matrix}$$ The matrix *S* can be replaced by matrix *D*  (3 × 5) and finally the low frequency transfer matrix is defined as below: $$\begin{matrix}
{\overset{-}{v_{RST}} = D \cdot \overset{-}{v_{abcPN}},\quad\quad\overset{-}{i_{abcPN}} = D^{T} \cdot \overset{-}{i_{RST}},} \\
\end{matrix}$$ where *i* ~*RST*~ and *v* ~*RST*~ are a set of sinusoidal currents and arbitrary amplitude, frequency output voltages, and *v* ~*abcPN*~ and *i* ~*abcPN*~ are sinusoidal input voltages and input currents at the MDMC terminals.

3. Modulation Method {#sec3}
====================

In this modulation method, reference output phase voltage can be synthesized by utilizing all five input phase voltages over one switching period in the average sense. Therefore, the switching period *T* ~*s*~ is divided into two time periods, *T* ~*c*~ and *T* ~3~. During *T* ~*c*~, the input phases of AC generator are connected to a corresponding output terminal, and during *T* ~3~ the input phases of DC battery are connected to a corresponding output terminal. In addition, the time interval *T* ~*c*~ is divided into two periods *T* ~1~ and *T* ~2~. Also, the MX, MD, and MN denote the instantaneous values of maximum, medium, and minimum input voltages of AC generator. Furthermore, POS and NEG denote the instantaneous values of positive and negative input voltages of DC battery, respectively. During *T* ~1~, the line-to-line voltage between MX and MN is used, which is the maximum line-to-line voltage among three line-to-line input voltages of generator at the sampling instant. During *T* ~2~, the second maximum line-to-line voltage is used which is MX to MD for switching pattern-I and MD to MN for switching pattern-II. Finally, during *T* ~3~ the line-to-line voltage between POS and NEG is employed.

In this method, the three line-to-line input voltages of the generator and the input voltages of batteries are read continuously at the sampling instant. Then, duty ratio values (range between 0 and 1) are predetermined for each output phase at the beginning of each switching period. Also, the duty ratio of each phase is compared with a common continuous triangular carrier waveform, in order to generate the corresponding six time subintervals (see [Figure 4](#fig4){ref-type="fig"}). These six time subintervals determine the connection time of the corresponding output terminal to the input phases during one switching cycle. Therefore, the desired output voltage can be synthesized by updating the duty ratio value during each switching period. In addition, the input power factor can be controlled by manipulating the slopes of the triangular carriers. Due to the time subintervals extension, this method is called extended direct duty pulse width modulation (EDDPWM).

3.1. Switching Pattern-I {#sec3.1}
------------------------

[Figure 4](#fig4){ref-type="fig"} shows the switching pattern-I, where the *R*-phase duty ratio value (*d* ~*R*1~) is compared with triangular carrier waveform to generate the *R*-phase output voltage. The output phase is changed during the switching pattern-I from MN → MX → MX → MD → NEG → POS, consequently. The actual output voltage merge of *R*-phase is illustrated in [Figure 6](#fig6){ref-type="fig"} when applying switching pattern-I. As illustrated in Figures [4](#fig4){ref-type="fig"} and [6](#fig6){ref-type="fig"}, the output phase "*R*" is connected to the input phase "MN" during *T* ~*R*1~ and when *T* ~*s*~ is the sequence switching period. And it is connected to phases "MX," "MX," "MD," "NEG," and "POS" during time periods *T* ~*R*2~, *T* ~*R*3~, *T* ~*R*4~, *T* ~*R*5~, and *T* ~*R*6~, respectively. These six time subintervals can be represented as ([8](#EEq8){ref-type="disp-formula"}), where *d* ~*R*1~ is the *R*-phase duty ratio value and carrier slops are defined as *m* = *T* ~1~/*T* ~*c*~ and *n* = *T* ~*c*~/*T* ~*s*~: $$\begin{matrix}
{T_{R1} = d_{R1}{mnT}_{s},} \\
{T_{R2} = \left( {1 - d_{R1}} \right)mnT_{s},} \\
{T_{R3} = \left( {1 - d_{R1}} \right)\left( {1 - m} \right)nT_{s},} \\
{T_{R4} = d_{R1}\left( {1 - m} \right)nT_{s},} \\
{T_{R5} = d_{R1}\left( {1 - n} \right)T_{s},} \\
{T_{R6} = \left( {1 - d_{R1}} \right)\left( {1 - n} \right)T_{s}.} \\
\end{matrix}$$ The fluctuation of the input voltage is negligible during the switching periods. Thus, the integration of the output voltage *v* ~*oR*~ over *T* ~*s*~ can be expressed in $$\begin{matrix}
{{\int\limits_{0}^{T_{s}}{v_{oR}\, dt}} \cong T_{R1} \cdot \text{MN} + \left( {T_{R2} + T_{R3}} \right) \cdot \text{MX}} \\
{\quad + T_{R4}\text{MD} + T_{R5} \cdot \text{NEG} + T_{R6} \cdot \text{POS.}} \\
\end{matrix}$$ Based on ([8](#EEq8){ref-type="disp-formula"}) and ([9](#EEq9){ref-type="disp-formula"}), the average output voltage can be expressed in terms of *m* and *n* as follows: $$\begin{matrix}
{{\overset{-}{v}}_{OR} = \frac{1}{T_{s}}{\int\limits_{0}^{T_{s}}{v_{oR}\, dt}}} \\
{\cong d_{R1} \cdot \left( {- \left( {1 - n} \right)\text{POS} - n \cdot \text{MX}} \right. + \left( {1 - m} \right) \cdot n \cdot \text{MD}} \\
\left. {\quad\quad\quad\quad + \, m \cdot n \cdot \text{MN} + \left( {1 - n} \right) \cdot \text{NEG}} \right) \\
{\quad + n \cdot \text{MX} - \left( {1 - n} \right) \cdot \text{POS.}} \\
\end{matrix}$$ For the present switching cycle, the duty ratio value, *d* ~*R*1~, can be written as follows: $$\begin{matrix}
{d_{R1} = \left( v_{oR}^{\ast} - n \cdot \text{MX} - \left( {1 - n} \right) \cdot \text{POS} \right)} \\
{\quad \times \left( {- \left( {1 - n} \right)\text{POS} - n \cdot \text{MX} + \left( {1 - m} \right) \cdot n \cdot \text{MD}} \right.} \\
{\quad\quad\,\,\left. {+ \, m \cdot n \cdot \text{MN} + \left( {1 - n} \right) \cdot \text{NEG}} \right)^{- 1},} \\
\end{matrix}$$ where the *v* ~*oR*~\* is the *R*-phase output voltage command which is equal to the ${\overset{-}{v}}_{OR}$.

3.2. Switching Pattern-II {#sec3.2}
-------------------------

The procedure to drive the equation for switching pattern II is the same as the previous switching pattern. [Figure 5](#fig5){ref-type="fig"} illustrates the case of switching pattern II where the *R*-phase duty ratio value (*d* ~*R*2~) is compared with triangular carrier waveform to generate the *R*-phase output voltage. The output phase is changed during the switching pattern-II from MN → MX → MD → MN → NEG → POS, consequently. The actual output voltage merge of *R*-phase is illustrated in [Figure 7](#fig7){ref-type="fig"} when the output phase "*R*" is connected to the input phases during the time subintervals sequentially. Similarly, the integration of the output voltage *v* ~*oR*~ and the average output voltage ${\overset{-}{v}}_{OR}$ is presented as below: $$\begin{matrix}
{{\int\limits_{0}^{T_{s}}{v_{oR}\, dt}} \cong \left( {T_{R1} + T_{R4}} \right) \cdot \text{MN}} \\
{\quad + T_{R2} \cdot \text{MX} + T_{R3}\text{MD} + T_{R5} \cdot \text{NEG} + T_{R6} \cdot \text{POS,}} \\
{{\overset{-}{v}}_{OR} = \frac{1}{T_{s}}{\int\limits_{0}^{T_{s}}{v_{oR}\, dt}}} \\
{\cong d_{R2} \cdot \left( {- \left( {1 - n} \right)\text{POS} - mn \cdot \text{MX}} \right.} \\
{\quad\quad\quad  \quad - \left( {1 - m} \right) \cdot n \cdot \text{MD} + n \cdot \text{MN}} \\
{\quad\quad\quad  \quad\left. {+ \left( {1 - n} \right) \cdot \text{NEG}} \right)} \\
{\quad + \left( {1 - n} \right) \cdot \text{POS} - m \cdot n \cdot \text{MX} + \left( {1 - m} \right) \cdot n \cdot \text{MD.}} \\
\end{matrix}$$ By letting the ${\overset{-}{v}}_{OR}$ be equal to *v* ~*oR*~\* the duty ratio value *d* ~*R*2~ can be written as follows: $$\begin{matrix}
{d_{R2} = \left( {v_{oR}^{\ast} - n \cdot \text{MX} - \left( {1 - n} \right) \cdot \text{POS}} \right)} \\
{\quad \times \left( {- \left( {1 - n} \right)\text{POS} - n \cdot \text{MX} + \left( {1 - m} \right) \cdot n \cdot \text{MD}} \right.} \\
{\quad\quad\,\,\left. {+ \, m \cdot n \cdot \text{MN} + \left( {1 - n} \right) \cdot \text{NEG}} \right)^{- 1}.} \\
\end{matrix}$$

3.3. Outputs Voltage Merged for MDMC {#sec3.3}
------------------------------------

Five bidirectional switches are used for each output phase to apply the switching pattern-I and II. The POS and NEG input phase are always constant while the MX, MD, and MN are selected by instantaneous comparison of the AC input phases. When the switching state for output phase "*R*" is POS, NEG, MX, MD, or MN, the output phase "*R*" is connected to the input phase which the voltage is POS, NEG, MX, MD, or MN, respectively. This modulation control method can be applied to the MDMC as a modular structure for each phase where each output phase has the independent reference control signal. This reference control signal can be different in terms of frequency, waveform shape, and amplitude.

The duty ratio of phases *S* and *T* is indicated as *d* ~*S*~ and *d* ~*T*~ and can be derived in the same way of phase *R* by letting the ${\overset{-}{v}}_{OS}$ and ${\overset{-}{v}}_{OT}$ be equal to the *S* and *T* phase voltage command *v* ~*oS*~\* and *v* ~*oT*~\*, respectively. Duty ratio of phases can be expressed as follows:$$\begin{matrix}
{d_{R} = \begin{cases}
{\frac{v_{oR}^{\ast} - n \cdot \text{MX} - \left( {1 - n} \right) \cdot \text{POS}}{- \left( {1 - n} \right)\text{POS} - n \cdot \text{MX} + \left( {1 - m} \right) \cdot n \cdot \text{MD} + m \cdot n \cdot \text{MN} + \left( {1 - n} \right) \cdot \text{NEG}},} & {\text{for}{\,\,}\text{Pattern-I},} \\
{\frac{v_{oR}^{\ast} - n \cdot \text{MX} - \left( {1 - n} \right) \cdot \text{POS}}{- \left( {1 - n} \right)\text{POS} - n \cdot \text{MX} + \left( {1 - m} \right) \cdot n \cdot \text{MD} + m \cdot n \cdot \text{MN} + \left( {1 - n} \right) \cdot \text{NEG}},} & {\text{for}{\,\,}\text{pattern-II},} \\
\end{cases}} \\
{d_{S} = \begin{cases}
{\frac{v_{oS}^{\ast} - n \cdot \text{MX} - \left( {1 - n} \right) \cdot \text{POS}}{- \left( {1 - n} \right)\text{POS} - n \cdot \text{MX} + \left( {1 - m} \right) \cdot n \cdot \text{MD} + m \cdot n \cdot \text{MN} + \left( {1 - n} \right) \cdot \text{NEG}},} & {\text{for}{\,\,}\text{Pattern-I},} \\
{\frac{v_{oS}^{\ast} - n \cdot \text{MX} - \left( {1 - n} \right) \cdot \text{POS}}{- \left( {1 - n} \right)\text{POS} - n \cdot \text{MX} + \left( {1 - m} \right) \cdot n \cdot \text{MD} + m \cdot n \cdot \text{MN} + \left( {1 - n} \right) \cdot \text{NEG}},} & {\text{for}{\,\,}\text{pattern-II},} \\
\end{cases}} \\
{d_{T} = \begin{cases}
{\frac{v_{oT}^{\ast} - n \cdot \text{MX} - \left( {1 - n} \right) \cdot \text{POS}}{- \left( {1 - n} \right)\text{POS} - n \cdot \text{MX} + \left( {1 - m} \right) \cdot n \cdot \text{MD} + m \cdot n \cdot \text{MN} + \left( {1 - n} \right) \cdot \text{NEG}},} & {\text{for}{\,\,}\text{Pattern-I},} \\
{\frac{v_{oT}^{\ast} - n \cdot \text{MX} - \left( {1 - n} \right) \cdot \text{POS}}{- \left( {1 - n} \right)\text{POS} - n \cdot \text{MX} + \left( {1 - m} \right) \cdot n \cdot \text{MD} + m \cdot n \cdot \text{MN} + \left( {1 - n} \right) \cdot \text{NEG}},} & {\text{for}{\,\,}\text{pattern-II}.} \\
\end{cases}} \\
\end{matrix}$$

In the proposed method, the output voltages have been well synthesised by using two out of five line-to-line input voltages during each switching period, while the input currents are distorted. In order to improve the input current quality and reduce the input currents distortion, five input phases conducted the current during each switching period.

3.4. Inputs Current Merged for MDMC {#sec3.4}
-----------------------------------

The *n* and *m* can properly be adjusted to reduce the input current distortion in ([14](#EEq15){ref-type="disp-formula"}). This current distortion can be reduced by controlling the input power factor which is directly depending on the slope of the triangular carrier. By maintaining the *T* ~*s*~ at a constant value and adjusting the value of *n* and *m* to the desired value, the input current is synthesized. The output voltage waveform will not be disturbed since *n* and *m* are considered in the derivation of ([14](#EEq15){ref-type="disp-formula"}).

The output currents are almost constant during the switching cycles; thus the input current can be merged based on the PWM switching pattern. These six time subintervals for each phase can be expressed as follows: $$\begin{matrix}
{T_{X1} = d_{X}mnT_{s} = d_{X}T_{1},} \\
{T_{X2} = \left( {1 - d_{X}} \right)mnT_{s} = \left( {1 - d_{X}} \right)T_{1},} \\
{T_{X3} = \left( {1 - d_{X}} \right)\left( {1 - m} \right)nT_{s} = \left( {1 - d_{X}} \right)T_{2},} \\
{T_{X4} = d_{X}{\left( {1 - m} \right)nT}_{s} = d_{X}T_{2},} \\
{T_{X5} = d_{X}\left( {1 - n} \right)T_{s} = d_{X}T_{3},} \\
{T_{X6} = \left( {1 - d_{X}} \right)\left( {1 - n} \right)T_{s} = \left( {1 - d_{X}} \right)T_{3},} \\
{\quad\quad\quad\quad\quad\quad\quad\quad\quad\quad\quad\quad\,\quad\quad X = R,S,T.} \\
\end{matrix}$$

### 3.4.1. Switching Pattern-I {#sec3.4.1}

Five inputs are connected to the output terminal through the bidirectional switches. According to the switching state as shown in Figures [4](#fig4){ref-type="fig"} and [6](#fig6){ref-type="fig"}, the output phases *R*, *S*, and *T* during *T* ~*R*1~, *T* ~*S*1~, and *T* ~*T*1~, are connected to the input phase whose voltage is MN. In the same way, the input phase MX is connected to the output phases *R*, *S*, and *T* during (*T* ~*R*2~ + *T* ~*R*3~), (*T* ~*S*2~ + *T* ~*S*3~), and (*T* ~*T*2~ + *T* ~*T*3~), respectively, and the input phase MD is connected to the output terminals *R*, *S*, and *T* during *T* ~*R*4~, *T* ~*S*4~, and *T* ~*T*4~, respectively. In addition, the input phase NEG is connected to the output terminals *R*, *S*, and *T* during *T* ~*R*5~, *T* ~*S*5~, and *T* ~*T*5~, respectively, and input phase POS is connected to the output terminals *R*, *S*, and *T* during *T* ~*R*6~, *T* ~*S*6~, and *T* ~*T*6~, respectively. By applying the average concept to each input phase, the input current can be presented as follows: $$\begin{matrix}
{i_{s\text{MX}}T_{s} = \left( {T_{R2} + T_{R3}} \right)i_{oR} + \left( {T_{S2} + T_{S3}} \right)i_{oS} + \left( {T_{T2} + T_{T3}} \right)i_{oT},} \\
{i_{s\text{MD}}T_{s} = T_{R4}i_{oR} + T_{S4}i_{oS} + T_{T4}i_{oT},} \\
{i_{s\text{MN}}T_{s} = T_{R1}i_{oR} + T_{S1}i_{oS} + T_{T1}i_{oT},} \\
{i_{s\text{NEG}}T_{s} = T_{R5}i_{oR} + T_{S5}i_{oS} + T_{T5}i_{oT},} \\
{i_{s\text{POS}}T_{s} = T_{R6}i_{oR} + T_{S6}i_{oS} + T_{T6}i_{oT}.} \\
\end{matrix}$$ By substituting ([15](#EEq18){ref-type="disp-formula"}) into ([16](#EEq19){ref-type="disp-formula"}), the instants value of the input phase current during one switching cycle can be obtained as follows: $$\begin{matrix}
{i_{s\text{MX}}T_{s} = - T_{c} \cdot \left( {d_{R}i_{oR} + d_{S}i_{oS} + d_{T}i_{oT}} \right),} \\
\end{matrix}$$ $$\begin{matrix}
{i_{s\text{MD}}T_{s} = T_{2} \cdot \left( {d_{R}i_{oR} + d_{S}i_{oS} + d_{T}i_{oT}} \right),} \\
\end{matrix}$$ $$\begin{matrix}
{i_{s\text{MN}}T_{s} = T_{1} \cdot \left( {d_{R}i_{oR} + d_{S}i_{oS} + d_{T}i_{oT}} \right),} \\
\end{matrix}$$ $$\begin{matrix}
{i_{s\text{NEG}}T_{s} = T_{3} \cdot \left( {d_{R}i_{oR} + d_{S}i_{oS} + d_{T}i_{oT}} \right),} \\
\end{matrix}$$ $$\begin{matrix}
{i_{s\text{POS}}T_{s} = {- T}_{3} \cdot \left( {d_{R}i_{oR} + d_{S}i_{oS} + d_{T}i_{oT}} \right).} \\
\end{matrix}$$ By substituting ([19](#EEq26){ref-type="disp-formula"}) into ([17](#EEq24){ref-type="disp-formula"}), the *m* can be obtained as follows: $$\begin{matrix}
{m \equiv \frac{T_{1}}{T_{c}} = - \frac{i_{s\text{MN}}}{i_{s\text{MX}}}.} \\
\end{matrix}$$ Also, by calculating the *i* ~*s*MX~ · *T* ~*s*~ based on (*i* ~*s*MX~ + *i* ~*s*POS~) · *T* ~*C*~, the *n* can be obtained as below: $$\begin{matrix}
{n \equiv \frac{T_{c}}{T_{s}} = \frac{i_{s\text{MX}}}{\left( {i_{s\text{MX}} + i_{s\text{POS}}} \right)}.} \\
\end{matrix}$$

### 3.4.2. Switching Pattern-II {#sec3.4.2}

Like switching pattern-I, by applying the switching pattern-II which is indicated in Figures [5](#fig5){ref-type="fig"} and [7](#fig7){ref-type="fig"}, input phase MX is connected to the output phases *R*, *S*, *T* during time subinterval *T* ~*R*2~, *T* ~*S*2~, and *T* ~*T*2~, respectively. Similarly, the input phase MD is connected to the output phases *R*, *S*, and *T* during *T* ~*R*3~, *T* ~*S*3~, and *T* ~*T*3~, respectively and the input phase MN is connected to the output phases *R*, *S*, and *T* during (*T* ~*R*1~ + *T* ~*R*4~), (*T* ~*S*1~ + *T* ~*S*4~), and (*T* ~*T*1~ + *T* ~*T*4~), respectively. Finally, the input phase NEG is connected to the output terminals *R*, *S*, and *T* during *T* ~*R*5~, *T* ~*S*5~, and *T* ~*T*5~, respectively, and input phase POS is connected to the output terminals *R*, *S*, and *T* during *T* ~*R*6~, *T* ~*S*6~, and *T* ~*T*6~, respectively. The input currents can be presented as follows: $$\begin{matrix}
{i_{s\text{MX}}T_{s} = T_{R2}i_{oR} + T_{S2}i_{oS} + T_{T2}i_{oT},} \\
\end{matrix}$$ $$\begin{matrix}
{i_{s\text{MD}}T_{s} = T_{R3}i_{oR} + T_{S3}i_{oS} + T_{T3}i_{oT},} \\
\end{matrix}$$ $$\begin{matrix}
{i_{s\text{MN}}T_{s} = \left( {T_{R1} + T_{R4}} \right)i_{oR} + \left( {T_{S1} + T_{S4}} \right)i_{oS} + \left( {T_{T1} + T_{T4}} \right)i_{oT},} \\
\end{matrix}$$ $$\begin{matrix}
{i_{s\text{NEG}}T_{s} = T_{R5}i_{oR} + T_{S5}i_{oS} + T_{T5}i_{oT},} \\
\end{matrix}$$ $$\begin{matrix}
{i_{s\text{POS}}T_{s} = T_{R6}i_{oR} + T_{S6}i_{oS} + T_{T6}i_{oT}.} \\
\end{matrix}$$ By considering the time intervals for *T* ~*s*~ and substituting ([26](#EEq33){ref-type="disp-formula"}) into ([24](#EEq31){ref-type="disp-formula"}), the *m* can be represented as follows: $$\begin{matrix}
{m \equiv \frac{T_{1}}{T_{c}} = - \frac{i_{s\text{MX}}}{i_{s\text{MN}}}.} \\
\end{matrix}$$ In addition, by calculating the *i* ~*s*MX~ · *T* ~*s*~ based on (*i* ~*s*MX~ + *i* ~*s*POS~) · *T* ~*C*~, the *n* can be obtained as below: $$\begin{matrix}
{n \equiv \frac{T_{c}}{T_{s}} = \frac{i_{s\text{MN}}}{\left( {i_{s\text{MN}} - i_{s\text{POS}}} \right)}.} \\
\end{matrix}$$ Furthermore, when the power factor is one in balance system, the currents *i* ~*s*MN~, *i* ~*s*MX~, and *i* ~*s*POS~ can be replaced by voltages *v* ~*s*MN~, *v* ~*s*MX~, and *v* ~*s*POS~ (see ([22](#EEq29){ref-type="disp-formula"}), ([23](#EEq30){ref-type="disp-formula"}), ([29](#EEq36){ref-type="disp-formula"}), and ([30](#EEq37){ref-type="disp-formula"})). As the input voltage is directly sensed from the power circuit, the modulation calculation becomes easier.

To achieve unity power factor, load can be assumed as current source in one switching cycle; accordingly, input current can be synthesized based on the switching state of the output phase current. The magnitude of each input current varied based on the ratio between *T* ~1~ and *T* ~2~ and ratio between *T* ~*c*~ and *T* ~3~ while *T* ~*s*~ is constant. On the other hand, due to the missing of the energy storage component in MDMC, the input and output powers should be kept balanced all the time at any load. The practical selection of *n* and *m* for switching pattern-I and II can be determined by the input voltage angle *α* ~*i*~, to synthesize sinusoidal input current.

The three-phase input voltages signal shown in [Figure 8](#fig8){ref-type="fig"} is divided into the 6 segments and each segment is divided into two sectors which correspond to either switching pattern-I or II. By letting the power factor of system equal to *φ*, the input current angle can be obtained as follows: $$\begin{matrix}
{\beta_{i} = \alpha_{i} + \varphi.} \\
\end{matrix}$$ In the proposed modulation, input power factor is controlled by adjusting the value of *n* and *m* ([Table 1](#tab1){ref-type="table"}). Based on the available maximum line-to-line voltage, the range of duty ratio is changed during time intervals *T* ~1~ and *T* ~2~. The range of available voltage ratio during the *T* ~1~ is higher than *T* ~2~. Therefore, the desired value of *m* is varied from 0.5 to 1 in each sector to reach the maximum power of input source. In [Table 1](#tab1){ref-type="table"}, the *D* = *v* ~*s*MX~/(*v* ~*s*MX~ + *v* ~*s*POS~) indicates the magnitude variation of *n*, where *v* ~*s*MX~ is nominal value of generator input voltage.

4. Simulation Result {#sec4}
====================

Simulation of the proposed modulation method for MDMC is performed by using MATLAB software. The system has been investigated to synthesize the voltage and current in two conditions, when the input voltage of generator *V* ~*s*-RMS~ is bigger than the battery voltage *V* ~*s*-dc~ and vice versa. The switching period *T* ~*s*~ is assumed to be 200 *μ*s in all conditions.

4.1. Condition I {#sec4.1}
----------------

In this condition the line-to-neutral voltage of generator *V* ~*s*-RMS~ is bigger than the battery voltage *V* ~*s*-dc~ and battery\'s charging (SOC) is equal to 50%. Thus, the power is injected from generator to the AC and DC loads. Simulation parameters for condition (I) are shown in [Table 2](#tab2){ref-type="table"}.

In point of view of power transferring, when the battery voltage *V* ~*s*-dc~ is less than the line to-neutral voltage of generator *V* ~*s*-RMS~ whole load\'s power demand is supplied by the generator. Thus, the time interval *T* ~3~ is equal to zero and voltage ratio is varied based on the value of generator\'s voltage.

### 4.1.1. Voltage Synthesizing {#sec4.1.1}

In voltage synthesizing situation, the slopes of triangular waveforms are constant. Therefore, the time intervals are considered to be 100 *μ*s for *T* ~1~ and *T* ~2~. [Figure 9](#fig9){ref-type="fig"} illustrates the output line-to-neutral voltage *v* ~*oR*~ which is connected to the AC load and AC output current *i* ~*oR*~. [Figure 10](#fig10){ref-type="fig"} represents the output line-to-line voltage *v* ~*oST*~ which is connected to the DC loads and DC output current *i* ~*oR*~. The red line in the expand graph indicated the switching pulse waveform.

[Figure 11](#fig11){ref-type="fig"} shows the input phase voltage *v* ~*sa*~ and filtered input current *i* ~*sa*~ in steady state. The simulation results revealed that the proposed modulation method is capable of synthesizing the output voltages while the distortion on the input current is visible in [Figure 11](#fig11){ref-type="fig"}.

### 4.1.2. Current Synthesizing {#sec4.1.2}

By changing the slope of the triangular carriers which is related to the value of *m*, power factor has been controlled and the sinusoidal input currents have been synthesised. Figures [12](#fig12){ref-type="fig"} and [13](#fig13){ref-type="fig"} show the output AC output voltage/current waveform and DC output voltage/current waveform, respectively.

[Figure 14](#fig14){ref-type="fig"} shows the input phase voltage *v* ~*sa*~ and filtered input current *i* ~*sa*~ in current synthesizing mode. The simulation result in [Figure 14](#fig14){ref-type="fig"} shows that the current input is well merged when there is no additional distortion in output voltage. The simulation result for output waveform also shows that the power factor has been controlled and unity power factor almost achieved.

4.2. Condition II {#sec4.2}
-----------------

In the second condition when the *V* ~*s*-RMS~ is less than battery voltage (*V* ~*s*-dc~) and state of charge of battery\'s is SOC = 95%, power will be injected from generator and battery to the AC load at the same time. The switching sequence is assumed to be *T* ~*s*~ = 200 *μs*. All simulation parameters are the same as parameters in [Table 2](#tab2){ref-type="table"}, except the input voltage (line-to-neutral) *V* ~*s*-RMS~, which is equal to 20 *V* ~RMS~ in this condition. In condition II, the voltage ratio (*q*) is independent of the generator input voltage. The power of the generator which is transferred to the load will be determined by the differences between *V* ~*s*-RMS~ and *V* ~*s*-dc~.

### 4.2.1. Voltage Synthesizing {#sec4.2.1}

In this mode, the slopes of triangular waveforms are constant. Therefore, the time intervals are considered to be *T* ~1~ = *T* ~2~ = 50 *μ*s, *T* ~3~ = 100 *μ*s. [Figure 15](#fig15){ref-type="fig"} illustrated the average output line-to-neutral voltage *v* ~*oR*~ which is connected to the AC load, *R*-phase output current *i* ~*oR*~, input phase voltage *v* ~*sa*~, and filtered input current *i* ~*sa*~. The simulation results showed that the proposed modulation method is able to well synthesize the output voltages, while the distortion on the input current is visible.

### 4.2.2. Current Synthesising {#sec4.2.2}

By changing the slope of the triangular carriers (*n* and *m*) based on [Table 2](#tab2){ref-type="table"}, power factor has been controlled and the sinusoidal input currents have been synthesised. The simulation result in [Figure 16](#fig16){ref-type="fig"} shows that the current input is well merged when there is no additional distortion in output voltage. The result indicated that the power factor has been controlled and unity power factor almost achieved.

4.3. Current Control {#sec4.3}
--------------------

In order to test the system stability, reference current is changed in AC and DC sides while the loads are constant. [Figure 17](#fig17){ref-type="fig"} shows the simulated responses of MDMC system when the current is changed in AC and DC side at *t* = 0.05 and *t* = 0.07 s, respectively.

[Figure 17](#fig17){ref-type="fig"} shows that the current in *i* ~*oS*~ and *i* ~*oT*~ is constant at *t* = 0.05 regardless of the changing in *i* ~*oR*~ which is increased by 0.2 pu. In addition, when the DC reference current reduced by 0.2 pu, the current in AC side remains constant at *t* = 0.07 s.

It can be clearly seen from [Figure 17](#fig17){ref-type="fig"} that the system is able to track the variation of reference current, and current output of each terminals is completely independent of other output current terminals. Moreover, the simulation results exhibited that the undershoot/overshoot and steady-state error for output currents is acceptable for low power battery based system.

5. Conclusions {#sec5}
==============

This study represents a structure for multidirectional matrix converter which is suitable for battery based system. This new MDMC configuration reduces the cost and size of the system. This study also presents a novel DDPWM method to control the power flow from generator and battery to the load. This new modulation method used the concept of the average voltage per switching period and a continuous carrier for multidirectional matrix converters. By applying the proper switching pattern and determining the duty ratio for each switch, the voltage of each output terminal has been well synthesized. In addition, by changing the slope of the carriers which is related to the value of *n* and *m*, power factor has been controlled and the sinusoidal input currents have been synthesised.

The feasibility of the proposed MDMC structure and EDDPWM technique has been verified by MATLAB simulation. Results of this study revealed that the proposed carrier based modulation technique can be used for the application where battery is essential. This method can easily control the power factor and merged the output voltage and input current without any lookup tables. Since this new modulation has a good flexibility and applicability, it can be effectively applied in a system with a connection between the input and output neutrals with a desired output voltage and frequency. Furthermore, battery discharging time has been increased by letting power flow from both generator and battery to the load, simultaneously. The simulation results of this study also revealed that the current response in AC and DC of the MDMC system with proposed EDDPWM method is acceptable for low power battery based systems.
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###### 

Determination of *n* and *m* based on the input voltage sector.

  Sector   *n*                          Uniformity                     *M*                                                      Uniformity
  -------- ---------------------------- ------------------------------ -------------------------------------------------------- -------------
  I-2      −sin⁡⁡(*β* ~*i*~ − 2*π*/3)   $\frac{\sqrt{3}}{2}D$ to *D*   (−sin⁡⁡(*β* ~*i*~ + 2*π*/3))/sin⁡(*β* ~*i*~ − 2*π*/3)    1--0.5 down
                                                                                                                                
  II-2     −sin⁡⁡(*β* ~*i*~ − 2*π*/3)   $\frac{\sqrt{3}}{2}D$ to *D*   (−sin⁡⁡(*β* ~*i*~))/sin⁡⁡(*β* ~*i*~ − 2*π*/3)            0.5--1 up
                                                                                                                                
  II-1     sin⁡⁡(*β* ~*i*~)             $\frac{\sqrt{3}}{2}D$ to *D*   (−sin⁡⁡(*β* ~*i*~ − 2*π*/3))/sin⁡⁡(*β* ~*i*~)            1--0.5 down
                                                                                                                                
  III-1    sin⁡⁡(*β* ~*i*~)             $\frac{\sqrt{3}}{2}D$ to *D*   (−sin⁡⁡(*β* ~*i*~ + 2*π*/3))/sin⁡⁡(*β* ~*i*~)            0.5--1 up
                                                                                                                                
  III-2    −sin⁡⁡(*β* ~*i*~ + 2*π*/3)   $\frac{\sqrt{3}}{2}D$ to *D*   (−sin⁡⁡(*β* ~*i*~))/sin⁡⁡(*β* ~*i*~ + 2*π*/3)            1--0.5 down
                                                                                                                                
  IV-2     −sin⁡⁡(*β* ~*i*~ + 2*π*/3)   $\frac{\sqrt{3}}{2}D$ to *D*   (−sin⁡⁡(*β* ~*i*~ − 2*π*/3))/sin⁡⁡(*β* ~*i*~ + 2*π*/3)   0.5--1 up
                                                                                                                                
  IV-1     sin⁡⁡(*β* ~*i*~ − 2*π*/3)    $\frac{\sqrt{3}}{2}D$ to *D*   (−sin⁡⁡(*β* ~*i*~ + 2*π*/3))/sin⁡⁡(*β* ~*i*~ − 2*π*/3)   1--0.5 down
                                                                                                                                
  V-1      sin⁡⁡(*β* ~*i*~ − 2*π*/3)    $\frac{\sqrt{3}}{2}D$ to *D*   (−sin⁡⁡(*β* ~*i*~))/sin⁡⁡(*β* ~*i*~ − 2*π*/3)            0.5--1 up
                                                                                                                                
  V-2      sin⁡⁡(*β* ~*i*~)             $\frac{\sqrt{3}}{2}D$ to *D*   (−sin⁡⁡(*β* ~*i*~ − 2*π*/3))/sin⁡⁡(*β* ~*i*~)            1--0.5 down
                                                                                                                                
  VI-2     sin⁡⁡(*β* ~*i*~)             $\frac{\sqrt{3}}{2}D$ to *D*   (−sin⁡⁡(*β* ~*i*~ + 2*π*/3))/sin⁡⁡(*β* ~*i*~)            0.5--1 up
                                                                                                                                
  VI-1     sin⁡⁡(*β* ~*i*~ + 2*π*/3)    $\frac{\sqrt{3}}{2}D$ to *D*   (−sin⁡⁡(*β* ~*i*~))/sin⁡⁡(*β* ~*i*~ + 2*π*/3)            1--0.5 down
                                                                                                                                
  I-1      sin⁡⁡(*β* ~*i*~ + 2*π*/3)    $\frac{\sqrt{3}}{2}D$ to *D*   (−sin⁡⁡(*β* ~*i*~ − 2*π*/3))/sin⁡⁡(*β* ~*i*~ + 2*π*/3)   0.5--1 up

###### 

Simulation parameter.

  --------------------------------- ------------------------
  *R*-*L* load                      *R* = 5 Ω, *L* = 10 mH

  Input voltage\                    56 V
  (line-to-neutral) *V* ~*s*-RMS~   

  Battery voltage\                  ±48 V
  (line-to-neutral) *V* ~*s*-dc~    

  Output voltage\                   28 V
  (line-to-neutral) *V* ~*o*-RMS~   

  Voltage ratio *q*                 0.5

  Input frequency *f* ~*s*~         60 Hz

  Output frequency *f* ~*o*~        50 Hz
  --------------------------------- ------------------------
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